An Efficient, Portable and Generic Library for Successive Cancellation Decoding of Polar Codes

$\frac{\text{Adrien Cassagne}^{1,2}}{\text{Olivier Aumage}^2} \quad \text{Bertrand Le Gal}^1 \quad \text{Camille Leroux}^1$

¹IMS, Univ. Bordeaux, INP, France

²Inria / Labri, Univ. Bordeaux, INP, France

LCPC, September 2015



A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou

IMS, Inria / Labri, Univ. Bordeaux, INP

Context: Error Correction Codes (ECC)

- Algorithm that enable reliable delivery of digital data
 - Redundancy for error correction
- Usually implemented in hardware
- Growing interest for software implementation
 - End-user utilization (low power consumption processors)
 - Less expensive production than dedicated hardware chips
 - Algorithms validation (typically Monte-Carlo HPC simulations)
- Require performance
- Focus on the decoder (most time consuming part)



The communication chain

Polar Codes as a New Class of ECC

- Explored for upcoming 5G Mobile Phones (Huawei¹)
- Redundancy: adding bits at fixed positions (value is always 0)



Example of Polar Code (number of info. bits K = 4, frame size N = 8)

• Rate R = N/K: frame size / information bits ratio

A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou

IMS, Inria / Labri, Univ. Bordeaux, INP

¹http://www.huawei.com/minisite/has2015/img/5g_radio_whitepaper.pdf

The Successive Cancellation (SC) Algorithm

- Depth-first binary tree traversal/search algorithm
- 3 key functions:

$$\begin{cases} \lambda_c &= f(\lambda_a, \lambda_b) &= sign(\lambda_a, \lambda_b). \min(|\lambda_a|, |\lambda_b|) \\ \lambda_c &= g(\lambda_a, \lambda_b, s) &= (1-2s)\lambda_a + \lambda_b \\ (s_c, s_d) &= h(s_a, s_b) &= (s_a \oplus s_b, s_b). \end{cases}$$



Per-node downward and upward computations



Polar Decoding Tree



Position of the frozen and information bits in the tree

- Same specialized tree for each frame
- Frames are independent

- Simplification of the computations (tree pruning, rewriting rules)
- Vectorization of the node functions (f, g, h)
- Optimization on the decoder binary size
- Implementation of low level kernels: various instruction sets (SSE, AVX, NEON, etc.)

Example: Application of the Rewriting Rules



Rewriting rules applied to a N = 8 and K = 4 frame

- Rewriting rules are applied recursively
- Repeated application of this rules lead to a simplified tree

Rewriting Rules and Tree Pruning



Sub-tree rewriting rules and tree pruning for processing specialization

Intra frame SIMD strategy:



Inter frame SIMD strategy:



P-EDGE: a Dedicated Framework for Polar Codes

Features

Code generation

- Flattening recursive calls
- Rewriting rules
- $\bullet\,$ Generation of templated C++

O C++ specialization

- Loop unrolling
- Data types
- SIMD

P-EDGE: Code Generation Example



Generated code for N = 8 and K = 4

```
1
   void Generated_SC_decoder_N8_K4::decode()
2
   {
3
              -----template args
                                                                                           -std args-
4
      11
              -types- --funcs-- ----offsets---- -size-
5
                     R.F.FI.0.4.
                                                            8,4
                                                                         > :: apply
       f
            <

      , R , H , HI , 8 ,
      0 , 4 > :: apply (

      , R , G , GI , 0 , 4 , 0 , 8 , 4 > :: apply (

      , R , H , HI , 8 ,
      4 , 4 > :: apply (

6
      rep < B
                                                                                                 , s
                                                                                                          );
7
            < B
                                                                                              1
                                                                                                 . s
                                                                                                          );
       gr
      spc < B , R , H , HI , 8 ,
xo < B , X , XI , 0 , 4 ,
8
                                                                                              1 , s
                                                                                                          );
9
                                                            0,4
                                                                         > :: apply (
                                                                                                          );
                                                                                                    s
10 }
```

A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou

IMS, Inria / Labri, Univ. Bordeaux, INP

- Flattening may generate large binaries
- Binary size grows with the frame size
- Performance slowdown when the binary exceeds the L1I cache
- Moving offsets from template to function arguments
 - Help the compiler to factorize many function calls

Sub-tree Folding Technique



Full decoding tree representation (N = 128, K = 64).

A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou P-EDGE: Polar ECC Decoder Generation Environment IMS, Inria / Labri, Univ. Bordeaux, INP

Sub-tree Folding Technique

Enabling compression



- A single occurrence of a given sub-tree traversal is generated, and reused wherever needed
- Compression ratio on the example shown: 1.48

Binary Sizes Comparison



P-EDGE generated decoder binary sizes depending on the frame size (R=1/2)

- De-templetization: 10-fold binary reduction
- Tree folding: **5-fold** binary reduction (for $N = 2^{16}$)

	P-Edge Intel-based	P-Edge ARM-based	McGill impl. ²
CPU	Intel Xeon E31225	ARM Cortex-A15	Intel Core i7-2600
	3.10Ghz	MPCore 2.32GHz	3.40GHz
Cache	L1I/L1D 32KB	L1I/L1D 32KB	L1I/L1D 32KB
	L2 256KB	L2 1024KB	L2 256KB
	L3 6MB	No L3	L3 8MB
Compiler	GNU g++ 4.8	GNU g++ 4.8	GNU g++ 4.8

Performance evaluation platforms.

• Compiler flags: -std=c++11 -Ofast -funroll-loops

²G. Sarkis, P. Giard, C. Thibeault, and W.J. Gross. Autogenerating software polar decoders. In Signal and Information Processing (GlobalSIP), 2014 IEEE Global Conference on, pages 6–10, Dec 2014.

A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou

IMS, Inria / Labri, Univ. Bordeaux, INP

Intra-SIMD Comparison with State of Art



Intra frame vectorization (32-bit, float)

- Cross marks: Sarkis et al.
- P-Edge up to 25% better

Inter-SIMD Comparison with State of Art



Inter frame vectorization (8-bit, char)

Intel Xeon CPU E31225 (SSE4.1 SIMD)

Nvidia Jetson TK1 CPU A15 (NEON SIMD)

• Triangles marks: former "handwritten" implementation³

• P-Edge up to 25% better

³B. Le Gal, C. Leroux, and C. Jego. Multi-gb/s software decoding of polar codes. IEEE Transactions on Signal Processing, 63(2):349–359, Jan 2015.

A. Cassagne, B. Le Gal, C. Leroux, O. Aumage, D. Barthou

IMS, Inria / Labri, Univ. Bordeaux, INP

Exploring Optimization Impacts



Impact of the different optimizations on the throughput

32-bit intra frame SIMD (AVX1)

8-bit inter frame SIMD (SSE4.1)

Throughput depending on the different optimizations for N = 2048

Conclusion:

- P-EDGE: a Polar ECC decoder exploration framework
- Clear separation of concerns
 - Rewriting rules engine
 - Low level building blocks (f, g, h, rep, spc, ...)
- Large optimization exploration
- Outperform state of art decoders
- Performance Portability

Future works:

- In-depth performance analysis
 - Performance model (Roof-line, Execution-Cache-Memory (ECM))
- Reduce memory footprint
- Explore other Polar code decoder variants